

L Number	Hits	Search Text	DB	Time stamp
-	61830	(Computer adj System) and @ad<19991214	USPAT; US-PGPUB	2002/04/30 09:16
-	29947	((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)	USPAT; US-PGPUB	2002/04/29 08:23
-	430683	((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and (Memory adj Unit) or RAM or Memory	USPAT; US-PGPUB	2002/04/29 08:24
-	27284	((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and ((Memory adj Unit) or RAM or Memory)	USPAT; US-PGPUB	2002/04/29 09:58
-	1660	((((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and ((Memory adj Unit) or RAM or Memory)) and ((Circuit adj Board) or PCB or (Memory adj Module))) and (Signal adj5 line\$1)	USPAT; US-PGPUB	2002/04/29 11:44
-	7	(((((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and ((Memory adj Unit) or RAM or Memory)) and ((Circuit adj Board) or PCB or (Memory adj Module))) and (Signal adj5 line\$1) ) and (none near10 ground)	USPAT; US-PGPUB	2002/04/29 08:45
-	1943	((Computer adj System) and @ad<19991214) and (Memory adj Module)	USPAT; US-PGPUB	2002/04/29 08:46
-	532	((Computer adj System) and @ad<19991214) and (Memory adj Module) and (PCB or (Circuit adj Board))	USPAT; US-PGPUB	2002/04/29 10:09
-	1	((Computer adj System) and @ad<19991214) and (Memory adj Module) and (PCB or (Circuit adj Board))) and (parallel\$1 adj Signal\$1 adj Line\$1)	USPAT; US-PGPUB	2002/04/29 08:51
-	3712	((((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and ((Memory adj Unit) or RAM or Memory)) and ((Circuit adj Board) or PCB or (Memory adj Module)))	USPAT; US-PGPUB	2002/04/29 08:59
-	307	(Computer adj System) and @ad<19991214 and Rambus	USPAT; US-PGPUB	2002/04/29 09:01
-	118	((Computer adj System) and @ad<19991214 and Rambus) and (Signal\$1 adj Line\$1)	USPAT; US-PGPUB	2002/04/29 09:02
-	11	((Computer adj System) and @ad<19991214 and Rambus) and (Signal\$1 adj Line\$1)) and (ground\$1 same process\$3)	USPAT; US-PGPUB	2002/04/29 09:04
-	500	((Computer adj System) and @ad<19991214 and Rambus) and (Signal\$1 adj Line\$1)) and (ground\$1 same process\$3) or (nonground or non-ground)	USPAT; US-PGPUB	2002/04/29 09:05
-	11	((Computer adj System) and @ad<19991214 and Rambus) and (Signal\$1 adj Line\$1)) and ((ground\$1 same process\$3) or (nonground or non-ground))	USPAT; US-PGPUB	2002/04/29 09:05
-	27297	((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and ((Memory adj Unit) or RAM or DRAM or Memory)	USPAT; US-PGPUB	2002/04/29 10:30
-	168	PCB and (multilayer or multi-layer) and (signal adj line\$1)	USPAT; US-PGPUB	2002/04/29 10:13
-	25	(PCB and (multilayer or multi-layer) and (signal adj line\$1)) and (parallel adj2 line\$1)	USPAT; US-PGPUB	2002/04/29 10:14
-	104	((((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and ((Memory adj Unit) or RAM or DRAM or Memory)) and Rambus	USPAT; US-PGPUB	2002/04/29 10:31

	13	(PCB and (multilayer or multi-layer) and (signal adj line\$1)) and Rambus	USPAT; US-PGPUB	2002/05/01 07:59
	1	(PCB and (multilayer or multi-layer) and (signal adj line\$1)) and Rambus and (Signal\$1 adj Rout\$4)	USPAT; US-PGPUB	2002/04/29 13:02
	18	PCB same ((first adj signal) same (second adj signal))	USPAT; US-PGPUB	2002/04/29 13:34
	2	PCB same ((first adj signal) same (second adj signal)) and Rambus	USPAT; US-PGPUB	2002/04/29 11:35
	4	Rambus and ((memory adj unit) same (memory adj controller))	USPAT; US-PGPUB	2002/04/29 11:38
	173	(((((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and ((Memory adj Unit) or RAM or Memory)) and ((Circuit adj Board) or PCB or (Memory adj Module))) and (Signal adj5 line\$1) and (PCB and Rout\$3)	USPAT; US-PGPUB	2002/04/29 11:45
	1	(((((Computer adj System) and @pd<19991214) and (CPU or (Central adj processing adj unit) or Processor)) and ((Memory adj Unit) or RAM or Memory)) and ((Circuit adj Board) or PCB or (Memory adj Module))) and (Signal adj5 line\$1) and (PCB and Rout\$3)) and ((first adj signal) same (second adj signal))	USPAT; US-PGPUB	2002/04/29 11:53
	91	PCB and ((MCU or Memory adj Control adj Unit) same (Memory or (Memory adj Unit) or RAM or Dram))	USPAT; US-PGPUB	2002/04/29 11:56
	5	(PCB and ((MCU or Memory adj Control adj Unit) same (Memory or (Memory adj Unit) or RAM or Dram)) ) and ((first adj signal) same (second adj signal))	USPAT; US-PGPUB	2002/04/29 12:12
	184	PCB same signal same rout\$5	USPAT; US-PGPUB	2002/04/29 12:13
	2	(PCB same signal same rout\$5) same multi-layer and ((first adj signal) same (second adj signal))	USPAT; US-PGPUB	2002/04/29 13:31
	17	multi-layer same (data adj bus)	USPAT; US-PGPUB	2002/04/29 12:26
	2	single-layer same (data adj bus)	USPAT; US-PGPUB	2002/04/29 12:26
	971	rambus	USPAT; US-PGPUB	2002/04/29 12:45
	735	rambus and bus	USPAT; US-PGPUB	2002/04/29 12:46
	2	memory adj repeater adj hub	USPAT; US-PGPUB	2002/04/29 13:02
	1	PCB and ((first adj signal) same (second adj signal)) same ("same" adj layer)	USPAT; US-PGPUB	2002/05/01 08:08
	109	connection same (MCU same Memory)	USPAT; US-PGPUB	2002/04/29 13:28
	1	(connection same (MCU same Memory)) and PCB	USPAT; US-PGPUB	2002/04/29 13:29
	219	(computer adj system) and motherboard and pcb	USPAT; US-PGPUB	2002/04/29 15:30
	39	((computer adj system) and motherboard and pcb) and (MCU same Memory)	USPAT; US-PGPUB	2002/04/29 13:35
	4130	((PCB or (Circuit adj Board)) and ((miltiple adj layer) or Multi-layer))	USPAT; US-PGPUB	2002/04/29 14:23
	12	((PCB or (Circuit adj Board)) and ((miltiple adj layer) or Multi-layer)) and ((MCU or(Memory adj Controller) or (Memory adj Control adj Unit)) same ((Memory adj Unit) or RAM or DRAM))	USPAT; US-PGPUB	2002/04/29 14:31
	11	((((PCB or (Circuit adj Board)) and ((miltiple adj layer) or Multi-layer)) and ((MCU or(Memory adj Controller) or (Memory adj Control adj Unit)) same ((Memory adj Unit) or RAM or DRAM))) and Bus	USPAT; US-PGPUB	2002/04/29 14:40

	971	Rambus	USPAT; US-PGPUB	2002/04/29 14:43
	58	Rambus and ((first adj signal) same (second adj Signal))	USPAT; US-PGPUB	2002/04/29 15:10
	8	(Rambus and ((first adj signal) same (second adj Signal))) and (PCB or (Signal adj Rout\$5))	USPAT; US-PGPUB	2002/04/29 15:09
	204	(PCB and (Signal adj Rout\$5))	USPAT; US-PGPUB	2002/04/29 15:09
	13	((PCB and (Signal adj Rout\$5))) and ((first adj signal) same (second adj Signal))	USPAT; US-PGPUB	2002/04/29 15:10
	6	(computer adj system) and motherboard and pcb and Rambus	USPAT; US-PGPUB	2002/04/29 15:44
	1	RAMBus and (PCB same design same bus)	USPAT; US-PGPUB	2002/04/29 16:29
	51	RAMBus and PCB	USPAT; US-PGPUB	2002/04/29 16:44
	7	(RAMBus and PCB) and ((First adj signal) same (Second adj signal))	USPAT; US-PGPUB	2002/04/29 16:44
	537	(174/250).CCLS.	USPAT; US-PGPUB	2002/04/30 09:43
	60364	439/\$.ccls.	USPAT; US-PGPUB	2002/04/30 09:32
	22	439/\$.ccls. and Rambus	USPAT; US-PGPUB	2002/04/30 09:35
	14	439/\$.ccls. and Rambus and (PCB or (Print\$2 adj Circuit adj Board))	USPAT; US-PGPUB	2002/04/30 09:36
	7	174/\$.ccls. and (channel adj bus)	USPAT; US-PGPUB	2002/04/30 09:46
	5	Bus and (trace adj topology)	USPAT; US-PGPUB	2002/04/30 09:50
	34	361/\$.ccls. and Rambus	USPAT; US-PGPUB	2002/04/30 11:20
	1297	neck adj down	USPAT; US-PGPUB	2002/04/30 11:21
	73	parallel same (neck adj down)	USPAT; US-PGPUB	2002/04/30 11:22
	38	439/\$.ccls. and ((neck adj down) or neckdown or neck-down)	USPAT; US-PGPUB	2002/04/30 11:42
	1	(439/\$.ccls. and ((neck adj down) or neckdown or neck-down)) and PCB	USPAT; US-PGPUB	2002/04/30 11:53
	1	5/5 adj rout\$4 adj rule\$1	USPAT; US-PGPUB	2002/04/30 13:23
	7	PCB and ((neck adj down) or neck-down or neckdown)	USPAT; US-PGPUB	2002/04/30 13:29
	36	PCB and ((Signal adj line\$1) and (equal adj width))	USPAT; US-PGPUB	2002/04/30 14:26
	270	PCB and ("5" adj mil\$1)	USPAT; US-PGPUB	2002/04/30 14:27
	161	(PCB and ("5" adj mil\$1)) and width\$1	USPAT; US-PGPUB	2002/04/30 14:28
	110	((PCB and ("5" adj mil\$1)) and width\$1) and pattern	USPAT; US-PGPUB	2002/04/30 14:28
	49	((PCB and ("5" adj mil\$1)) and width\$1) AND ROUT\$5	USPAT; US-PGPUB	2002/04/30 14:29
	49	((PCB and ("5" adj mil\$1)) and width\$1) AND ROUT\$5	USPAT; US-PGPUB	2002/04/30 14:29
	13	(PCB and (multilayer or multi-layer) and (signal adj line\$1)) and Rambus	USPAT; US-PGPUB	2002/05/01 07:59
	13	(PCB and (multilayer or multi-layer) and (signal adj line\$1)) and Rambus	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2002/05/01 08:00
	1	PCB and ((first adj signal) same (second adj signal)) same ("same" adj layer)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2002/05/01 08:10

	3331	((circuit near3 board) or board or layer) same (memory or Rambus) same (memory near3 control\$3) same (line or connect\$4)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/05/01 11:11
	47	(Memory adj unit) same ((memory adj controller) or ((memory adj control adj unit) or MCU)) same (Signal adj line\$1)	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 11:35
	2	((Memory adj unit) same ((memory adj controller) or ((memory adj control adj unit) or MCU)) same (Signal adj line\$1)) and (first adj (pin or connect\$3 or pad or terminal))	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 11:01
	1	((((circuit near3 board) or board or layer) same (memory or Rambus) same (memory near3 control\$3) same (line or connect\$4) ) and (((Memory adj unit) same ((memory adj controller) or ((memory adj control adj unit) or MCU)) same (Signal adj line\$1)) and (first adj (pin or connect\$3 or pad or terminal))))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/05/01 11:12
	3	((((circuit near3 board) or board or layer) same (memory or Rambus) same (memory near3 control\$3) same (line or connect\$4) ) and ((Memory adj unit) same ((memory adj controller) or ((memory adj control adj unit) or MCU)) same (Signal adj line\$1)))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/05/01 11:23
	12	RAMbus adj memory adj control\$5	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 11:48
	52445	memory adj control\$3	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 11:51
	2	(memory adj control\$3) and (memory adj repeater adj hub)	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:07
	7942	((Personal adj computer) or PC ) and (memory adj control\$3)	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:08
	1725	((((Personal adj computer) or PC ) and (memory adj control\$3)) and (PCB or (printed adj circuit adj board) or (circuit adj board) or motherboard))	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:10
	1149	(((((Personal adj computer) or PC ) and (memory adj control\$3)) and (PCB or (printed adj circuit adj board) or (circuit adj board) or motherboard)) and ((memory adj controller) or MCU or (memory adj control adj unit)))	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:12
	90	(((((Personal adj computer) or PC ) and (memory adj control\$3)) and (PCB or (printed adj circuit adj board) or (circuit adj board) or motherboard)) and ((memory adj controller) or MCU or (memory adj control adj unit))) and (multi-layer or (multi adj layer\$2) or (multiple adj layer\$2))	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:14

-	74	(((((Personal adj computer) or PC ) and (memory adj control\$3)) and (PCB or (printed adj circuit adj board) or (circuit adj board) or motherboard)) and ((memory adj controller) or MCU or (memory adj control adj unit))) and (multi-layer or (multi adj layer\$2) or (multiple adj layer\$2))) and (MCU or (memory adj controller) or memory adj control adj unit) same ((memory adj device) or (memory adj unit) or DRAM or RAM or RIMM)	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:39
-	5	(((((Personal adj computer) or PC ) and (memory adj control\$3)) and (PCB or (printed adj circuit adj board) or (circuit adj board) or motherboard)) and ((memory adj controller) or MCU or (memory adj control adj unit))) and (multi-layer or (multi adj layer\$2) or (multiple adj layer\$2))) and Rambus	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:45
-	814	PC same motherboard	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:47
-	78	(PC same motherboard) and PCB	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:47
-	38	((PC same motherboard) and PCB) and (multi\$20)	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:52
-	3	(personal adj computer) same (motherboard adj design)	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:56
-	300	motherboard same PCB	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:58
-	145	(motherboard same PCB) and multip\$5	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 12:58
-	1	motherboard same PCB same (multiple adj layer\$3)	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 13:00
-	1	multiple adj layer adj motherboard	USPAT; US-PGPUB; JPO; DERWENT	2002/05/01 13:10
-	1135	(174/260).CCLS.	USPAT; US-PGPUB; EPO; JPO; DERWENT	2002/05/01 13:13
-	41	174/260.ccls. and motherboard	USPAT; US-PGPUB; EPO; JPO; DERWENT	2002/05/01 13:12
-	19	174/260.ccls. and (multiple adj layer)	USPAT; US-PGPUB; EPO; JPO; DERWENT	2002/05/01 15:31
-	5	("4910643"   "5249098"   "5278524"   "5396397"   "5557502").PN.	USPAT	2002/05/01 13:16
-	18	174/\$.ccls. and Rambus	USPAT; US-PGPUB; EPO; JPO; DERWENT	2002/05/01 15:36

-	1267	Rambus	USPAT; US-PGPUB; EPO; JPO; DERWENT	2002/05/01 15:36
-	353	Rambus same control\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT	2002/05/01 15:39
-	83	(Rambus same control\$3) and @pd<20000101	USPAT; US-PGPUB; EPO; JPO; DERWENT	2002/05/01 15:53
-	83	(Rambus same control\$3) and @pd<19991230	USPAT; US-PGPUB; EPO; JPO; DERWENT	2002/05/01 15:53
-	1	5/5 adj routing adj rule\$2	USPAT; US-PGPUB	2002/05/02 08:11